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ABSTRACT 
This paper describes the transfonnations used to produce an executable prototype from a very 
high level description of a software system in a computer-aided prototyping process. The high 
level description can include real-time constraints, which are difficult to treat using conventional 
compiler technology. The prototyping system uses two different sets of transfonnations, one for 
realizing data flow diagrams and the other for realizing hard real-time constraints. The transfor-
mations are implemented with the aid of an automatic translator generator. 
KEYWORDS 
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1. Introduction 
We believe computer aided prototyping shows promise. Prototyping is an effective way to establish 
accurate requirements because customers can usually recognize what will or won't solve their problems 
when they see it demonstrated, even though they often cannot clearly describe the system they want. The 
use of prototyping in requirements analysis works best if prototypes can be constructed and modified 
rapidly. The key to speeding up the prototyping process is reducing the amount of work that must be done 
by the prototype designers via abstraction and automation. Our approach to rapid prototyping uses a high 
level prototyping language (PSDL - Prototype System Description Language) [14] integrated with a proto-
typing method [11] and a set of software tools (CAPS - Computer Aided Prototyping System) [12] to 
achieve this goal. This approach frees designers from many implementation details by constructing execut-
able specifications from reusable components maintained by a software design management system. PSDL 
and CAPS are particularly intended for supporting the rapid prototyping of complex real-time and embed-
ded systems because the requirements of such systems are difficult to develop and understand without 
1This research was supported in part by the National Science Foundation under grant number CCR-8710737. 
2 Ada is a registered trademarlc of the United Stales Government Ada Joint Program Office. 
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access to executable models. PSDL and CAPS include special facilities for describing real-time systems. 
Data and knowledge translation plays an important part in our approach because the designer's view 
of the prototype is expressed at a high level that is significantly simpler than a programming language level 
description of the prototype. The prototyping language PSDL is the central representation for specification 
and design aspects of the prototype, which is used both for interacting with the designer and with the 
design management system. The notation was designed primarily to support simple abstract descriptions 
that can be readily understood by the designer and support the retrieval of reusable software components 
with minimal designer effort. These goals dictate a structure for PSDL that is much closer to the problem 
domain than to the underlying machine. The data and knowledge expressed in a PSDL design must be 
transformed into detailed algorithmic form to allow the execution of the prototype. This makes translation 
an important part of the processing performed by the CAPS system. 
The tools in CAPS include user interfaces to speed up design entry and prevent syntax errors, an exe-
cution support system to demonstrate and measure prototype behavior and to perform static analyses of the 
prototype design, a software design-management system to manage reusable software components and 
design data, a software base to store reusable components, and a design database to store the prototype 
design. The prototyping language is an integral part of the CAPS software tools, since many of the CAPS 
tools operate on PSDL. For example, PSDL specifications are used by the software design management 
system for organizing and retrieving Ada reusable components in the software base. Translations are 
needed to adapt the information in the PSDL descriptions to the needs of individual CAPS tools. 
PSDL is optimized for use at the specification and design level. The prototyping language allows the 
designer to use dataflow diagrams with non-procedural control constraints as part of the specification of a 
hierarchically structured prototype. The resulting description is free from programming level details, in 
contrast to prototypes constructed using a programming language. The structure of the language 
encourages modular design of the prototype, and by extension, of the eventual production version. The 
underlying computational model unifies data flow and control flow, providing a vehicle suitable for 
developing top-down decompositions. Such decompositions allow large prototypes to be executed with 
practical computation times, in contrast to prototyping by simulating specifications via logic programming 
without providing a system architecture [13). 
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Abstractions are an important means for controlling complexity [2]. This is especially important in 
rapid prototyping because a system must appear to be simple to be built or analyzed quickly. PSDL sup-
ports three kinds of abstractions: operator abstractions, data abstractions, and control abstractions. 
The first two kinds of abstractions correspond to the fundamental building blocks for PSDL prototype 
descriptions: operators and data types. A PSDL description represents a system decomposition as opera-
tors communicating via data streams. Each data stream carries values of a fixed abstract data type. Each 
data stream can also contain values of the built-in type "exception". The operators may be either data 
driven or periodic. Periodic operators have traditionally been the basis for most real-time system design, 
while the importance of data driven operators for real-time systems is recognized [9]. Such a description is 
based on the PSDL computational model. Fonnally the computational model is an augmented graph 
G = (V, E, T(v), C(v)) 
where Vis the set of vertices, Eis the set of edges, T(v) is the maximum execution time for each vertex v, 
and C(v) is the set of control constraints for each vertex v. Each vertex is an operator and each edge is a 
data stream. The first three components of the graph are called the enhanced data flow diagram. 
Control abstractions correspond to the non-procedural control constraints of PSDL. Control con-
straints are combined with an enhanced data flow diagram to define the implementation of a composite 
operator. Conditional execution is supported by PSDL triggering conditions and conditional outputs. 
Prototyping languages support executable specifications. There are two approaches to making a pro-
totyping language executable, one based on meta-programming and the other on executable specifications 
[1]. The PSDL prototyping language uses the first approach -- PSDL programs contain specifications of 
the desired systems' behavior and an optional description of the system's structure. A PSDL prototype 
description is an executable program whose behavior can be tested if all required infonnation is supplied. 
This inf onnation is distributed between the program and a software base containing reusable software com-
ponents. The software base contains implementations for all atomic operators and types. The language 
uses the enhanced dataflow diagram as a basis for combining operators. Control constraints and timing 
constraints are the fundamental mechanisms to aid execution. Ada is used for implementing both the 
PSDL reusable components in the software base and the PSDL execution support environment 
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2. Data and Knowledge Transformations in CAPS 
The implementation of PSDL relies on several kinds of data and knowledge transfonnations. The 
PSDL execution support system contains a translator, static scheduler, and a dynamic scheduler [10]. The 
translator generates code binding together reusable components extracted from the software base. Its main 
functions are to implement data streams and control constraints. The static scheduler allocates time slots for 
operators with real-time constraints. If the allocation succeeds, all operators are guaranteed to meet their 
deadlines even with worst-case execution times. The dynamic scheduler invokes operators without real-
time constraints in the time slots not used by the operators with real-time constraints [3]. The execution 
support system frees the designer from the implementation effort required in Ada by automatically generat-
ing executable code in Ada, and by automatically generating control code in the form of static and dynamic 
schedules which enforce control and timing behavior. The complete Ada source program corresponding to 
a PSDL prototype consists of the code produced by the translator and static scheduler together with the 
definitions of the reusable components retrieved from the software base and some fixed run-time support 
code. 
The main data and knowledge transfonnations in the PSDL execution support system are embodied 
in the translator and static scheduler. The translator transforms PSDL augmented data flow diagrams and 
the associated control constraints into the corresponding Ada code. The output of the translator is just part 
of the implementation of a PSDL prototype. PSDL operators can be either atomic or composite. During 
the early prototype design phase, PSDL composite operators are decomposed into atomic operator net-
works. Atomic operators are realized by reusable modules from the CAPS software database, in the form 
of Ada program units. The code generated by the translator serves to adapt and connect the atomic opera-
tors realizing each composite operator. 
The static scheduler transforms PSDL timing constraints into a static schedule. The static schedule is 
a piece of Ada code containing calls to the program units implementing the operators to be scheduled. The 
static schedule acts as an executive that invokes operators with hard real-time constraints as needed to 
enforce timing constraints at run-time. The static schedule takes into account the worst case time require-
ments for all operators that have real-time constraints such as a maximum execution time, minimum calling 
period, and minimum response time. 
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2.1. Correspondence Between PSDL Operator Networks and Ada 
This section describes the correspondence between PSDL and Ada used by the translator [15]. This 
mapping gives the syntactic and semantic correspondence between the two languages. 
2.1.1. PSDL Operators 
An operator is either a function or a state machine. When an operator fires, it reads one data object 
from each of its input streams, and writes at most one data object on each of its output streams. The output 
objects produced when a function fires depend only on the current set of input values. The output values 
produced when a state machine fires depend on the current set of input values and the current values of a 
finite number of internal state variables. 
In the simplest case PSDL operators are implemented by Ada procedures. These procedures contain 
code to implement input and output to PSDL data streams, PSDL triggering conditions, and PSDL condi-
tional output statements. This includes both functions and state machines. The state variables of compo-
site state machines are realized by PSDL data streams connected to form feedback loops. Atomic state 
machines are reusable components, which are usually realized as procedures embedded in Ada packages, 
where the declaration of the procedure is public and the declarations for the state variables are private. 
2.1.2. PSDL Data Streams 
A data stream is a communication link connecting one or more producer operators to a consumer 
operator. Each stream carries a sequence of data values. Communication links with more than two ends 
are realized using implicit copy operators. 
There are two types of data streams - dataflow streams and sampled streams. A dataflow stream 
guarantees that none of the data values are lost or replicated, while a sampled stream guarantees the most 
recently generated data value is always available. Dataflow streams are used to connect operators that 
must coordinate corresponding input values from different producers. Sampled streams are used to connect 
operators that fire at incompatible frequencies. 
A PSDL stream is mapped into a buffer capable of holding one data value. Since a buffer may be 
read by an operator executing independently of the operator writing into the buffer, it must be protected 
s 
from data conflicts due to concurrent access. Consequently buffers are embedded in Ada tasks and read or 
written via task entries, to provide mutually exclusive access. Buffer manager tasks are declared inside 
generic packages to make it easy for the translator to create a separate buffer manager task for each PSDL 
data stream. Thus each PSDL data stream is implemented by an instance of a generic package. 
Two kinds of buffers are needed, corresponding to the two kinds of data streams in PSDL. Sampled 
buffers are used to implement sampled streams and FIFO buffers are used to implement dataflow streams. 
The difference between the two kinds of buffers is that a FIFO buff er makes sure that every value written 
into the buffer is read exactly once before the next value is written into the buffer. Violations of this con-
straint are reported via Ada exception conditions. There are two possible exceptions: Underflow and 
Overflow. Underflow is raised if the ·consumer operator attempts to read the buffer before it has been 
updated by the producer operator. Overflow is raised if the producer attempts to write to the buffer before 
the consumer has read the previous data value. There are no constraints on the order a sampled buffer is 
accessed, and no associated exception conditions. 
The translator must select the appropriate type for buffer for a given data stream according to the 
triggering conditions of the consumer operator associated with the stream. There are two types of data 
triggers for PSDL operators. 
OPERATOR p TRIGGERED BY ALL x, y, z 
OPERATOR q TRIGGERED BY SO:ME a, b 
In the first example the operator p is ready to fire whenever new data values have arrived on all three of the 
input arcs x, y, and z. In the second example, the operator q fires when any of the inputs a and b gets a new 
value. If q has some other input c, the output of q can be based on old values of c, since q will not be trig-
gered on a new value of c until after a new value for a or b arrives. 
If an operator mentions an input data stream in a TRIGGERED BY ALL condition then the transla-
tor will use a FIFO buffer to realize the stream, and otherwise it will use a sampled buffer. The translator 
realizes each sampled buffer as an instance of the generic package "sampled_buffer" and each FIFO buffer 
as an instance of the generic package "fifo_buffer". These generic packages are standard reusable com-
ponents contained in the software base for PSDL. Simplified versions of these modules are shown in Fig. 1 
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and Fig. 2. The full implementations of these modules include additional operations for writing exception 
values into the buffer and checking whether the current value in the buffer represents an exception. 
The translator also generates the definition of a procedure for initializing the buffers realizing data 
streams whose initial values have been declared in PSDL. This is done by using the write operation pro-
vided by each buff er task. The procedure body contains one such statement for each data stream with a 
declared initial value, and can be empty if no initial values are declared. Typically initial values are 
declared for streams implementing the state variables of composite machines. 
generic type ELEMENT_TYPE is private; 
package SAMPLED is 
task SAMPLED_BUFFER is 
entry CHECK (NEW _DAT A : out BOOLEAN); 
entry PUT (VALUE: in ELEMENT_TYPE); 
entry GET (VALUE : out ELEMENT _TYPE); 
end SAMPLED_BUFFER; 
end SAMPLED; 
package body SAMPLED is 
task body SAMPLED _BUFFER is 
BUFFER : ELEMENT_1YPE; 
VALUE : ELEMENT_TYPE; 




accept CHECK (NEW _DATA : out BOOLEAN) do 
NEW _DATA:= NEW _DATA_ VALUE; 
end CHECK; 
or 




accept PUT (VALUE : in ELEMENT_TYPE) do 






Fig.1 A Sampled Stream Buffer Task 
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generic type ELEMENT _TYPE is private; 
package FIFO is 
task FIFO_BUFFER is 
entry CHECK (NEW _DAT A : out BOOLEAN); 
entry PUT (VALUE: in ELEMENT_TYPE); 
entry GET (VALUE : out ELE:rvffiNT _ TYPE); 
end FIFO_BUFFER; 
BUFFER_READ_ERROR, BUFFER_ WRITE_ERROR : exception; 
end FIFO; 
package body FIFO is 
task body FIFO_BUFFER is 
BUFFER: ELEMENT_TYPE; 
VALUE: ELEMENT_TYPE; 




accept CHECK (NEW _DAT A : o~t BOOLEAN) do 
NEW _DATA := NEW _DATA_ VALUE; 
end CHECK; 
or 
accept GET (VALUE : out ELE:rvffiNT _ TYPE) do 
if NEW _DATA_ VALUE then 
VALUE:=BUFFER;NEW_DATA_VALUE:=false; 
else raise BUFFER_READ _ERROR; end if; 
end GET; 
or 
.accept PUT (VALUE : in ELEMENT_ TYPE) do 
if not NEW _DATA_ VALUE then 
BUFFER := VALUE; NEW _DAT A_ VALUE := true; 






Fig. 2 A FIFO Buffer Task 
2.1.3. An Example or the Mapping between PSDL and Ada 
This section gives an example of the transformation perfonned by the translator. Consider the PSDL 
description of the composite operator A shown in Fig. 3. The Ada code generated by the translator for the 
operator B used in the implementation of A is shown in Fig. 4. This example assumes the procedure b is a 
reusable component implementing the PSDL operator B. The procedure b_driver contains the augmenta-




INPUT x: integer 




TRIGGERED IF x > 0 
PERIOD 100 ms 
END 
Fig. 3 Sample PSDL Operator 
x_buffer is new sampled_buffer(integer); -- instance of generic package 
procedure b_driver is 
x, w: integer; 
begin 
if x_buffer.new _data then -- new data in the buffer 
x_buffer.read(x); 
if x > 0 then -- triggering condition is true 
b(x, w); 




Fig. 4 Sample Ada Implementation or a PSDL Operator 
2.2. Correspondence between PSDL Timing Constraints and Ada 
Any PSDL operator can have timing constraints associated with it An operator is time-critical if it 
has at least one timing constraint associated with it, and is non time-aitical otherwise. The static 
scheduler is concerned only with the time-critical operators in a PSDL prototype. All PSDL timing con-
straints can be represented by constants denoting lengths of time intervals. There are several different 
kinds of timing constraints, which can be classified into those that apply to all time-critical ope~ors, those 
that apply only to operators triggered by periodic temporal events, and those that apply only to operators 
9 
triggered by the arrival of new data. Temporal events occur at specified absolute times. 
Every time-critical operator must have a maximum execution time (MET) to allow the construction 
of a static schedule. The MET of an operator is an upper bound on the length of the execution interval for 
the operator. All of the actions that may be required to fire an operator once must fit into the execution 
interval. 
Operators triggered by temporal events are periodic in PSDL. Every periodic operator must have a 
period (PERIOD) and may have a deadline (FINISH_ WITI-IlN). These two timing constraints partially 
determine the set of scheduling intervals (SD for the operator. Each periodic operator must be fired 
exactly once in each scheduling interval, and must complete execution before the end of the scheduling 
interval. The period is the length of time between the start of any scheduling interval and the start of the 
next scheduling interval. The deadline is the length of each scheduling interval. 
Operators triggered by the arrival of new data values are sporadic. Timing constraints for sporadic 
operators are optional. Sporadic operators with timing constraints must have both a maximum response 
time (MRn and a minimum calling period (MCP) in addition to an MET. The MRT is an upper bound 
on the response time, while the MCP is a lower bound on the calling period. The response time associ-
ated with a consumer operator is measured from the end of the execution interval for the producer operator 
of the triggering data value to the end of the execution interval for the consumer operator of the triggering 
data value. The calling period of an operator is the length of time between the end of the execution interval 
for the producer of the triggering data value and the end of the execution interval for the producer of the 
next triggering data value. 
The static schedule for the time-critical operators in a program gives the execution intervals for each 
time-critical operator. The static schedule contains a timing pattern of finite length which is repeated 
indefinitely. Sporadic operators are implemented by their periodic equivalents to fit into this framework. 
The static scheduler consists of a data transformation and a knowledge transformation. The data 
transformation extracts the names of the time-critical operators, the associated timing constraints, and the 
data flow graphs for these operators from the PSDL source. This data transformation is de.fined using attri-
bute equations. 
10 
The knowledge transformation is embodied in a heuristic algorithm for deriving a schedule from the 
timing constraints and the flow constraints [7, 16] which produces a valid schedule whenever it terminates 
without reporting an error. The flow constraints are used to determine a scheduling order for the initial 
firings of each operator which ensures any operator producing a data value is scheduled before the opera-
tors that consume the data value. 
3. Implementation of the Data Transformations 
The data transformations are realized using an automated translator generator called Kodiyak which 
was developed at the University of Minnesota [4, 5]. It is available as a research tool and is quite effective. 
The system is based on Knuth's attribute grammars [8] .. It utilizes a variation of Jalili's algorithm [6] to 
evaluate the semantic tree it creates when generating a translation. More details about generating transla-
tors using attribute grammars can be found in [17]. 
The input to the Kodiyak tool is an attribute grammar describing the desired translation. This trans-
lator description defines the terminal and non-terminal tokens of the source language, declares the types of 
the attributes of each token, lists the productions of a context free grammar for the source language, and 
gives a set of attribute equations for each production. The attribute equations describe the relationship 
between the source language (in this case PSDL) and the target language (in this case Ada). The Kodiyak 
translator generator system utilizes these equations to produce C, Yacc, and Lex specifications that are 
compiled to produce an executable translator. The resulting translator program takes an input file in the 
source language (PSDL) and produces an output file containing the derived code in the target language 
(Ada). The process of generating a translator using Kodiyak is illustrated in Fig. 5. · 
The attribute equations defining the translator map PSDL constructs to the constructs of the target 
language Ada according to the mappings described in the previous section. Fig. 6 illustrates some of the 
attribute equations used by the Kodiyak translator generator to produce the PSDL to Ada translator. The 
attribute equations associated with each production are enclosed in set braces " ( ) ". The attribute "trn" 
represents the translation of a PSDL expression, while the attribute "%text" is the concrete text string in the 
input file corresponding to a terminal symbol of the source language such as "NUMBER". In Kodiyak "[x, 





PSDL ----~-.1 mlator t-Ada 
Fig. S Generating a Translator using Kodiyak 
time 
: NUMBER unit 
{ time.tm = [NUMBER.%text, unittm]; } 
unit 
:MICROSEC 
{ unittm = ""; } 
1:MS 
I unitbn = "000"; J 
Fig. 6 Sample Attribute Equations for the PSDL Translator 
defines the reduction of time expressions in arbitrary time units to a unifonn representation where all time 




4. Conclusion and Future Research 
Currently the CAPS system is under development as a set of separate components. Conceptual work 
has been completed for the design of both the static and dynamic schedulers. The feasibility of the transla-
tor and static scheduler has been demonstrated empirically via an initial implementation, and work is 
underway to improve the initial version and integrate it with other components of CAPS. 
The present version of Kodiyak used to generate the translator is an excellent tool. It generates an 
effective easily modified translator. However, some improvement in the error messages returned to the 
user when the translator is applied to a syntactically incorrect input file is needed. The current versions of 
the translators do not do any semantic error checking. As the system develops, syntactic error recovery 
rules and additional attributes and attribute equations for semantic checks will have to be added to improve 
the robustness of the PSDL translator and prototypes. 
Efforts to integrate the various parts of CAPS are waiting for development to proceed on remaining 
portions of the system. At present work has commenced on the Software Base management System at the 
conceptual and, to a limited degree, the empirical levels. Work is underway to develop the syntax directed 
editor for the system and portions of the graphic interface. As the remaining portions of the system are 
developed work will be required to combine all the individual tools into an integrated work environment. 
Automated facilities to translate a prototyping language into an underlying implementation language 
are feasible, and are a working reality at this time. Much work remains to develop a completely integrated 
version of the computer-aided prototyping system. The aims of this research effort are to create a sound 
foundation for the development and use of highly automated program development environments. Such 
environments are designed to improve productivity in software development and are a first small step on 
the way to fully automatic generation of complete programs from specifications. Significant advances in 
theory and practice are needed before such a goal can be realized. 
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